View ZL2005PALPFT_3779727.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 zl2005p digital-dc? controller with drivers and pola/dosa trim description the zl2005p is an innovative mixed-signal power conversion and management ic that combines a com- pact, efficient, synchronous dc-dc buck controller, adaptive drivers and key po wer and thermal manage- ment functions in one ic , providing flexibility and scalability while decreasing board space requirements and design complexity. zilk er labs digital-dc tech- nology enables a unique blend of performance and features not available in either traditional analog or newer digital approaches, r esolving the issues associ- ated with providing mu ltiple low-voltage power domains on a single pcb. the zl2005p is designed to be configured either as a standard zl2005 or as pola/dosa compatible device. all operating features can be configured by simple pin-strap selection, resistor selection or through the on-board serial port. the pmbus?-compliant zl2005p uses the smbus? serial interface for com- munication with other digital-dc products or a host controller. features power conversion ? efficient synchronous buck controller ? 3 v to 14 v input range ? 0.54 v to 5.5 v output range (with margin) ? optional output voltage setting with vadj pin ? 1% output accuracy ? internal 3 a drivers support >40 a power stage ? fast load transient response ? phase interleaving ? rohs compliant (6 x 6 mm) qfn package power management ? digital soft start/stop ? precision delay and ramp-up ? voltage tracking, sequencing and margining ? voltage/current/temperature monitoring ?i 2 c/smbus communication ? output overvoltage and overcurrent protection ? internal non-voltatile memory (nvm) ? pmbus compliant applications ? servers/storage equipment ? telecom/datacom equipment ? power supplies (memory, dsp, asic, fpga) figure 1. block diagram current sense ldo temp sensor ss (0,1) vtrk mgn vr vdd bst gh sw isena isenb vadj power driver xtemp pwm gl i 2 c scl sda salrt sa (0,1) management en pg cfg uvlo dly (0,1) ilim (0,1) fc (0,1) monitor controller v25 sync pgnd sgnd dgnd adc non- volatile memory vsen caution: these devices are sensitive to electrosta tic discharge; follow proper ic handling procedures. 1-888-intersil or 1-888-468-3774 | intersil (and design) is a registered trademark of intersil americas inc. copyright intersil americas inc. 2009. all rights reserved all other trademarks mentioned are the property of their respective owners. data sheet fn6849.0 february 18, 2009 n o t r e c o m m e n d e d f o r n e w d e s i g n s r e c o m m e n d e d r e p l a c e m e n t p a r t z l 2 0 0 6
2 fn6849.0 february 18, 2009 table of contents 1 electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 2 pin descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 3 typical application exam ple . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 4 zl2005p overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 0 4.1 digital-dc architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 4.2 zl2005 - zl2005p . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 4.3 power conversion overview. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 4.4 power management overvi ew . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.5 multi-mode pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5 power conversion functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5.1 internal bias regulat ors and input supply connecti ons. . . . . . . . . . . . . . . . . . . . . . 14 5.2 high-side driver boost circu it. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5.3 output voltage selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5.4 start-up procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.5 soft start delay and ramp times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 5.6 power good . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.7 switching frequency and pll . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.8 selecting power train com ponents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 5.9 current limit threshold selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 5.10 loop compensation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 5.11 non-linear response se ttings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 5.12 efficiency optimized driver dead-ti me control. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 6 power management functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 6.1 input undervoltage lockout (u vlo) standard mode . . . . . . . . . . . . . . . . . . . . . . . . 30 6.2 output overvoltage protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 6.3 output pre-bias protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 6.4 output overcurrent protecti on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 6.5 thermal protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 6.6 voltage tracking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 6.7 voltage margining . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 6.8 i2c/smbus communications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 6.9 i2c/smbus device addre ss selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 6.10 phase spreading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 6.11 output sequencing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 6.12 monitoring via i2c/smbus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 6.13 temperature monitoring using the xtemp pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 6.14 non-volatile memory and device security features. . . . . . . . . . . . . . . . . . . . . . . . . 37 7 package dimensions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 8 ordering information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 9 8.1 related documentation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 8.2 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 zl2005p
3 fn6849.0 february 18, 2009 1 electrical characteristics table 1. absolute maximum ratings operating beyond these limits may cause permanent damage to the device. functional operation beyond the recommended operating conditions is not implied. unless otherwise specif ied, all voltages are measured with respect to sgnd. parameter pin(s) value unit dc supply voltage vdd -0.3 to 17 v logic i/o voltage dly(0,1), en, ilim(0,1), mgn, pg, sa(0,1), salrt, scl, sda, ss(0,1), sync, vadj, uvlo, v(0,1) -0.3 to 6.5 v analog input voltages isenb, vsen, vtrk, xtemp, -0.3 to 6.5 v isena -1.5 to +30 v mosfet drive reference vr -0.3 to 6.5 v 120 ma logic reference v25 -0.3 to 3 v 120 ma high-side supply voltage bst -0.3 to +30 v high-side drive voltage gh (v sw - 0.3) to (v bst +0.3) v low-side drive voltage gl (pgnd-0.3) to (vr+0.3+pgnd) v boost to switch differential voltage (v bst - v sw ) bst, sw -0.3 to 8 v switch node continuous sw (pgnd-0.3) to 30 v switch node transient (<100 ns) sw (pgnd-5) to 30 v ground voltage differential (v dgnd -v sgnd ), (v pgnd -v sgnd ) dgnd, sgnd, pgnd -0.3 to +0.3 v junction temperature ? -55 to 150 o c storage temperature range ? -55 to 150 o c lead temperature (soldering, 10 s) ?300 o c zl2005p
4 fn6849.0 february 18, 2009 table 2. recommended operating conditions and thermal information parameter symbol min typ max unit input supply voltage range, v dd v r tied to v dd (figure 9) 3.0 ? 5.5 v v r floating (figure 9) 4.5 ? 14 v output voltage range v out (rdson sensing) 0.54 5.5 v output voltage range v out (dcr sensing) 0.6 3.6 3 v operating junction temperature range t j -40 ? 125 c junction to ambient thermal impedance 1 ja ?35?c/w junction to case thermal impedance 2 jc ?5?c/w notes: 1. ja is measured in free air with the device mounted on a multi-layer fr4 test boar d and the exposed metal pa d soldered to a low im pedance ground plane using multiple vias. 2. for jc , the ?case? temperature is measured at the center of the exposed metal pad 3. with margin table 3. electrical specifications unless otherwise specified v dd = 12 v, t a = -40 o c to +85 o c. typical values are at t a = 25 o c. parameter condition min typ max unit input and supply characteristics supply current (i dd ) (no load on gh and gl) f sw = 200 khz ? 16 30 ma f sw = 1,000 khz ? 25 50 ma standby supply current (i dd ) en = low no i 2 c/smbus activity ?25ma vr reference voltage (v r ) v dd 6 v i vr < 50 ma 4.5 5.2 5.5 v v25 reference voltage (v 25 ) v r 3 v i v25 < 50 ma 2.25 2.5 2.75 v output characteristics output voltage adjustment range 0.6 ? 5.5 v output voltage setpoint resolution set using resistors on v(0,1) set using resistor on vadj ?10 table 8 ?mv set using i 2 c/smbus ? 0.025 ? % of f.s. 1 output voltage accuracy over line and load -1 1 % vsen input bias current vsen = 5.5 v ? 110 200 a current sense differential input voltage (ground referenced) v isena - v isenb -100 ? 100 mv current sense differential input voltage (v out referenced) v isena - v isenb -50 ? 50 mv current sense input bias curre nt ground referenced -100 ? 100 a current sense input bias current (v out referenced, v out <= 3.6v) isena -1 ? 1 a isenb -100 ? 100 a soft start delay duration range configurable via i 2 c/smbus 0.007 ? 500 s soft start delay duration accuracy ? 6 ? ms zl2005p
5 fn6849.0 february 18, 2009 soft start ramp duration range configurable via i 2 c/smbus 0 ? 200 ms soft start ramp duration accuracy ? 100 ? s logic input/output characteristics logic input bias current en, pg, scl, sda, salrt -10 ? 10 a logic input low threshold (v il )??0.8v logic input open (n/c) multi-mode logic pins ?1.4?v logic input high threshold (v ih ) 2??v logic output low (v ol ) i ol <= 4 ma ??0.4v logic output high (v oh ) i oh > = - 2 ma 2.25 ? ? v oscillator and switch ing characteristics switching frequency range 200 ? 1400 khz switching frequency setpoint accuracy predefined settings (see table 13) -5 ? 5 % maximum pwm duty cycle factory default 95 ? ? % minimum sync pulse width 150 ? ? ns input clock frequency drift tolera nce external clock signal -13 ? 13 % gate drivers high-side driver voltage (v bst - v sw ) ?4.5?v high-side driver peak gate drive current (pull down) (v bst - v sw ) = 4.5 v 2 3 ? a high-side driver pull-up resistance (v bst - v sw ) = 4.5 v, (v bst - v gh ) = 50 mv ?0.82 high-side driver pull-down resistance (v bst - v sw ) = 4.5 v, (v gh - v sw ) = 50 mv ?0.52 low-side driver peak gate drive current (pull-up) v r = 5 v ? 2.5 ? a low-side driver peak gate drive current (pull-down) v r = 5 v ? 1.8 ? a low-side driver pull-up resistance v r = 5 v, (v r - v gl ) = 50 mv ?1.22 low-side driver pull-down resistance v r = 5 v, (v gl - pgnd) = 50 mv ?0.52 switching timing gh rise and fall time (v bst - v sw ) = 4.5 v, c load = 2.2 nf ? 5 20 ns gl rise and fall time v r = 5 v, c load = 2.2 nf ? 5 20 ns tracking vtrk input bias current vtrk = 5.5 v ? 110 200 a vtrk tracking threshold vtrk >= 0.3 v ? 100 100 mv table 3. electrical specifications unless otherwise specified v dd = 12 v, t a = -40 o c to +85 o c. typical values are at t a = 25 o c. (continued) parameter condition min typ max unit zl2005p
6 fn6849.0 february 18, 2009 fault protection characteristics uvlo threshold range 2.85 ? 16 v uvlo setpoint accuracy zl2005p configuration -3 ? 3 % uvlo hysteresis factory default ? 3 ? % configurable via i 2 c/smbus 0 ? 100 % uvlo delay ? ? 2.5 s power good v out low threshold factory default ? 90 ? % v out power good v out high threshold factory default ? 115 ? % v out power good v out hysteresis factory default ? 5 ? % power good delay range configurable via i 2 c/smbus 0 ? 500 s vsen undervoltage threshold factory default 85 ? % v out configurable via i 2 c/smbus 0 ? 110 % v out vsen overvoltage threshold factory default 115 ? % v out configurable via i 2 c/smbus 0 ? 115 % v out vsen undervoltage/overvoltage fault response time factory default ? 16 ? s configurable via i 2 c/smbus 5 ? 60 s current limit setpoint accuracy (v out referenced) ?10? % f.s. 1 current limit setpoint accuracy 2 (ground referenced) |v isena - v isenb |> 12 mv ? 10 ? % f.s. current limit protection delay factory default ? 5 ? t sw 3 configurable via i 2 c/smbus 1 ? 32 temperature compensation of current limit protection threshold factory default ? 4400 ? ppm/ c configurable via i 2 c/smbus 100 ? 12700 thermal protection threshold factory default ? 125 ? c configurable via i 2 c/smbus - 40 ? 125 c thermal protection hysteresis ? 15 ? c notes: 1. percentage of full scale (f.s.) with temperature co mpensation applied 2. t a = 0 o c to +85 o c 3. t sw = 1/f sw , f sw switching frequency 4. automatically set to same value as soft start ramp time table 3. electrical specifications unless otherwise specified v dd = 12 v, t a = -40 o c to +85 o c. typical values are at t a = 25 o c. (continued) parameter condition min typ max unit zl2005p
7 fn6849.0 february 18, 2009 2 pin descriptions figure 2. pin assignments (top view) table 4. pin descriptions pin label type 1 description 1 dgnd pwr digital ground. connect to low impedance ground plane. 2synci/o, m 2 clock synchronization input. used to set the frequency of the internal switch clock, to sync to an external cl ock or to output internal clock. 3sa0 i, m serial address select pins. used to assi gn unique address for each individual device or to enable certain management features. 4sa1 5ilim0 i, m current limit select. sets the overcurre nt threshold voltage for isena, isenb. 6ilim1 7 scl i/o serial clock. connect to exte rnal host and/or to other zl2005s. 8 sda i/o serial data. connect to extern al host and/or to other zl2005s. 9 salrt o serial alert. connect to external host if desired. 10 fc0 i loop compensation selection pins. 11 fc1 i 12 v0 i, m output voltage selection pins. used to set v out setpoint and v out max. 13 v1 14 uvlo i, m undervoltage lockout selection. sets the minimum value for v dd voltage to enable v out . 15 ss0 i, m soft start pins. set the output voltage ramp time during turn-on and turn-off. 16 ss1 17 vtrk i tracking sense input. used to track an external voltage source. notes: 1. i = input, o = output, pwr = power or ground, m = multi- mode pin (refer to section 4.5, ?multi-mode pins,? ) 2. the sync pin can be used as a logic pin, a clock input or a clock output. 3. v dd is measured internally and the value is used to modify the pwm loop gain. sa1 ilim0 ilim1 scl sda salrt dgnd sa0 sync 36-pin qfn 6 x 6 mm sw pgnd gl vr isena isenb vdd gh bst en cfg mgn vadj xtemp v25 pg dly0 dly1 v1 uvlo ss0 ss1 vtrk vsen fc0 v0 fc1 exposed paddle connect to sgnd 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 27 26 25 24 23 22 21 20 19 36 35 34 33 32 31 30 29 28 zl2005p
8 fn6849.0 february 18, 2009 18 vsen i output voltage feedback. co nnect to output regulation point. 19 isenb i differential voltage input for current limit. 20 isena i differential voltage input for current limit. high voltage tolerant. 21 vr pwr internal 5v reference used to power internal drivers. 22 gl o low side fet gate drive. 23 pgnd pwr power ground. connect to low impedance ground plane. 24 sw pwr drive train switch node. 25 gh o high-side fet gate drive. 26 bst pwr high-side drive boost voltage. 27 vdd 3 pwr supply voltage. 28 v25 pwr internal 2.5 v reference us ed to power internal circuitry. 29 xtemp i external temperature sensor input. conn ect to external 2n3904 diode connected transistor. 30 vadj i output voltage setting pin (pola/dosa mapping) 31 mgn i digital v out margin control 32 cfg i configuration pin. used to control th e switching phase offset, sequencing and other management features. 33 en i enable. active signal enables pwm switching. 34 dly0 i, m softstart delay select. sets the delay fro m when en is asserted until the output voltage starts to ramp. 35 dly1 36 pg o power good output. epad sgnd pwr exposed thermal pad. connect to low impedance ground plane. internal connection to sgnd. table 4. pin descriptions (continued) pin label type 1 description notes: 1. i = input, o = output, pwr = power or ground, m = multi- mode pin (refer to section 4.5, ?multi-mode pins,? ) 2. the sync pin can be used as a logic pin, a clock input or a clock output. 3. v dd is measured internally and the value is used to modify the pwm loop gain. zl2005p
9 fn6849.0 february 18, 2009 3 typical application example figure 3. typical application circuit pola figure 4. typical efficiency curves zl2005p 1 35 34 33 32 31 30 29 28 10 11 12 13 14 15 16 17 18 2 3 4 5 6 7 8 9 27 26 25 24 23 22 21 20 19 36 dgnd sync sa0 sa1 ilim0 ilim1 scl sda salrt fc0 fc1 v0 v1 uvlo ss0 ss1 vrtk vsen vdd bst gh sw pgnd gl vr isena isenb pg dly1 dly0 en cfg mgn vadj xtemp v25 v in 10 f 4 v c in 3 x 10 f 25 v l out i 2 c/smbus optional power good output c v25 db bat54 cb 1 f 16 v vr qh si7114 ql ntmsf4108 0.56 h c out 2 x 47 f 6.3 v 4.7 f c vr 6.3 v v out rtn sgnd epad 12v v25 en/ inhibit 9.09 kohm vadj 10 kohm 12.1 kohm 1.5 kohm 110 kohm notes: 1. conditions: v in = 12 v, v out = 1.2 v, freq = 400 khz, i out = 20 a 2. the i 2 c/smbus requires pullup resistors. please refer to the i 2 c/smbus specifications for more details. load current (a) efficiency (%) 65 70 80 75 85 95 90 100 2 14 0 6 4 812 10 60 55 50 16 18 20 v in = 12v f sw = 400khz circuit of figure 3 v out = 3.3v v out = 1.5v zl2005p
10 fn6849.0 february 18, 2009 4 zl2005p overview 4.1 digital-dc architecture the zl2005p is an innovative mixed-signal power conversion and power management ic based on zilker labs? patented digital-dc technology that provides an integrated, high performance step-down converter for a wide variety of power supply applications. its unique digital pwm loop utilizes an innovative mixed-signal topology to en able precise control of the power conversion process with no software required, resulting in a very flexible device that is also easy to use. an extensive set of power management functions is fully integrated and can be configured using simple pin connections or via the i 2 c/smbus hardware inter- face using standard pmbus commands. the user con- figuration can be saved in an on-chip non-volatile memory (nvm), allowing ultimate flexibility. once enabled, the zl2005p is immediately ready to regulate power and perform power management tasks with no programming required. the zl2005p can be configured by simply conn ecting its pins according to the tables provided in this document. advanced con- figuration options and real-time configuration changes are available via the i 2 c/smbus interface if desired, and continuous monitoring of multiple operating parameters is possible with minimal interaction from a host controller. integrated sub-regulation circuitry enables single supply operation from any supply between 3v and 14v with no secondary bias supplies needed. zilker labs provides a comp rehensive set of on-line tools and application notes to assist with power supply design and simulation. an evaluation board is also available to help the user become familiar with the device. this board can be evaluated as a stand-alone platform using pin configuration settings. addition- ally, a windows?-based gui is provided to enable full configuration and mon itoring capability via the i 2 c/smbus interface using an available computer and the included usb cable. please refer to www.zilkerlabs.com for access to the most up-to-date documentation and the powerpilot tm simulation tool, or call your local zilker labs? sales office to order an evaluation kit. 4.2 zl2005 - zl2005p by default, the zl2005p is configured as a standard zl2005 device. the main differences between the zl2005p config- ured as a zl2005p and the initial zl2005 are the fol- lowing: ? tach pin is not used (reserved for zl2005p pola configuration). ? vadj pin to adjust voltage through an external resistor, similar to pola method. ? additional configuration option for synchroniza- tion. ? default store only zl2005p
11 fn6849.0 february 18, 2009 4.3 power conversion overview figure 5. zl2005p detailed block diagram the zl2005p operates as a voltage-mode, synchro- nous buck converter with a selectable, constant fre- quency pulse width mo dulator (pwm) control scheme that uses external mosfets, inductor and capacitors to perform power conversion. figure 6 illustrates the basic synchronous buck con- verter topology showing the primary power train com- ponents. this converter is also called a step-down converter, as the output voltage must always be lower than the input voltage. figure 6. synchronous buck converter in its most simple configuration, the zl2005p requires two external n-channel power mosfets, one for the top control mosfet (qh) and one for the bottom synchronous mosfet (ql). the amount of time that qh is on as a fraction of the total switching period is known as the duty cycle d , which is described by the following equation: during time d, qh is on and v in ?v out is applied across the inductor. the current ramps up as shown in figure 7. figure 7. inductor waveform sync gen en pg v(0,1) vdd power management digital compensator pll d-pwm mosfet drivers nlr adc adc mux communication temp sensor vdd xtemp vsen isena isenb vsen sw bst v out sync salrt sda scl sa(0,1) smbus refcn dac input voltage bus + - { adc vtrk gh gl vr ldo vr vadj nvm v in v out gh gl zl sw vr bst qh ql cb db c out c in l1 d v out v in --------------- - voltage (v) time current (a) v in ? v out 0 -v out 1-d i o il pk il v d zl2005p
12 fn6849.0 february 18, 2009 when qh turns off (time 1-d), the current flowing in the inductor must continue to flow from the ground up through ql, during which the current ramps down. since the output capacitor c out exhibits a low imped- ance at the switching frequency, the ac component of the inductor current is f iltered from the output voltage so the load sees nearly a dc voltage. typically, buck converters specify a maximum duty cycle that effectively limits the maximum output volt- age that can be realized fo r a given input voltage. this duty cycle limit ensures th at the low-side mosfet is allowed to turn on for a minimum amount of time dur- ing each switching cycle, which enables the bootstrap capacitor (cb in figure 6) to be charged up and pro- vide adequate gate drive voltage for the high-side mosfet. see section 5.2, ?high-side driver boost circuit,? for more details. in general, the size of components l1 and c out as well as the overall efficiency of the circuit are inversely proportional to the switching frequency, f sw . therefore, the highest efficiency circuit may be real- ized by switching the mosfets at the lowest possible frequency; however, this w ill result in the largest com- ponent size. conversely, th e smallest possible foot- print may be realized by switching at the fastest possible frequency but this gives a somewhat lower efficiency. each user sh ould determine the optimal combination of size and ef ficiency when determining the switching frequency for each application. the block diagram for the zl2005p is illustrated in figure 5. in this circuit, the target output voltage is regulated by connecting the vsen pin directly to the output regulation point. the vsen signal is then com- pared to a reference voltage that has been set to the desired output voltage level by the user. the error sig- nal derived from this comparis on is converted to a dig- ital value with a low-resolutio n analog to digital (a/d) converter. the digital signal is applied to an adjustable digital compensation filter, and the compensated sig- nal is used to derive the appropriate pwm duty cycle for driving the external mosfets in a way that pro- duces the desired output. the zl2005p also incorpor ates a non-linear response (nlr) loop to reduce the response time and output deviation in response to a load transient. the zl2005p has an efficiency optimization circuit that continu- ously monitors the power converter?s operating condi- tions and adjusts the turn-on and turn-off timing of the high-side and low-side mosfets to optimize the overall efficiency of the power supply. 4.4 power management overview the zl2005p incorporates a wide range of config- urable power management features that are simple to implement with no extern al components. addition- ally, the zl2005p includes circuit protection features that continuously safeguard the load from damage due to unexpected system faults. the zl2005p can contin- uously monitor input voltage , output voltage/current, internal temperature, and the temperature of an exter- nal thermal diode. a power go od output signal is pro- vided to enable power-on reset functionality for an external processor. all power management functions can be configured using either simple pin configuration techniques (fig- ure 8) or via the i 2 c/smbus interface. monitoring parameters can be pre-configured to provide alerts for specific conditions. see ap plication note an13 for more details on smbus monitoring. 4.5 multi-mode pins in order to simplify circuit design, the zl2005p incor- porates patented multi-mode pi ns that allow the user to easily configure many aspects of the device without requiring the user to prog ram the ic. for the zl2005p only a few of the power management features can be configured using these pins . the multi-mode pins can respond to four different connections as shown in table 5. any combination of connections is allowed among the multi-mode pins . these pins are sampled when power is applied or by issuing a pmbus restore command (see application note an13). table 5. multi-mode pin configuration pin tied to value gnd (logic low) < 0.8 v dc open (n/c) no connection high (logic high) > 2.0 v dc resistor to sgnd set by resistor value zl2005p
13 fn6849.0 february 18, 2009 figure 8. pin-strap and resistor setting examples pin-strap settings: this is the simplest implementa- tion method, as no external components are required. using this method, each pin can take on one of three possible states: gnd, open, or high. these pins can be connected to the vr or v25 pins for logic high settings, as either pin provides a regulated volt- age greater than 2v. using a single pin, the user can select one of three settings, and using two pins, the user can select one of nine settings. resistor settings: this method allows a greater range of adjustability when connecting a finite valued resis- tor (in a specified range) between the multi-mode pin and sgnd. standard 1% resistor values are used, and only every fourth e96 resistor value is used so that the device can reliably recogni ze the value of resistance connected to the pin while eliminating the errors asso- ciated with the resistor accu racy. a total of 25 unique selections are available using a single resistor. i 2 c/smbus settings: almost any zl2005p function can be configured via the i 2 c/smbus interface using standard pmbus commands . additionally, any value that has been configured using the pin-strap or resistor setting methods can also be re-configured and/or veri- fied via the i 2 c/smbus. see application note an13 for details. the smbus device address and vout_max are the only parameters that must be set by external pins. all other device parameters can be set via the i 2 c/smbus. the device address is set using the sa0 and sa1 pins. the vout_max is determined as 10% greater than the voltage set by the v0/v1 pins or vadj pin. zl multi-mode pin zl r set logic high logic low open pin-strap settings resistor settings multi-mode pin zl2005p
14 fn6849.0 february 18, 2009 5 power conversion functional description 5.1 internal bias re gulators and input supply connections the zl2005p employs two internal low dropout (ldo) regulators to supply bias voltages for internal circuitry, allowing it to operate from a single input supply. the internal bias regulators are as follows: vr: the vr ldo provides a regulated 5v bias supply for the mosfet driver circuits. it is powered from the vdd pin and can supply up to 100 ma output current. a 4.7 f filter capacitor is required at the vr pin. v25: the v25 ldo provides a regulated 2.5v bias supply for the main controller circuitry. it is powered from an internal 5v node and can sup- ply up to 50 ma output current. a 10 f filter capacitor is required at the v25 pin. note: the internal bias regu lators are designed for powering internal circuitry only. do not attach exter- nal loads to any of these pins. the multi-mode pins may be connected to the vr or v25 pins for logic high settings. when the input supply (v dd ) is higher than 5.5v, the vr pin should not be connected to any other pin. it should only have a filter capacitor attached as shown in figure 9. due to the dropout voltage associated with the vr bias regulator, the vdd pin must be connected to the vr pin for designs operating from a vdd sup- ply from 3.0v to 5.5v. figure 9 illustrates the required connections for both cases. for input supplies between 4.5v and 5.5v, either method can be used. figure 9. input supply connections 5.2 high-side driver boost circuit the gate drive voltage for the upper mosfet driver is generated by a floating bootstrap capacitor, cb (see figure 3). when the lower mosfet (ql) is turned on, the sw node is pulled to ground and the capacitor is charged from the internal vr bias regulator through diode db. when ql turns off and the upper mosfet (qh) turns on, the sw no de is pulled up to v dd and the voltage on the bst pin is boosted approximately 5v above v in to provide the necessary voltage for the high-side driver. a schottky diode should be used for db to maximize the high-side drive voltage. 5.3 output voltage selection standard mode (zl2005) the output voltage may be set to any voltage between 0.6v and 5.0v provided that the input voltage is higher than the desired output voltage by an amount sufficient to prevent the device from exceeding its maximum duty cycle specifica tion. by connecting the v0 and v1 pins to logic hi gh, logic low, or leaving them floating, v out can be set to any of nine standard voltages as shown in table 6. table 6. pin-strap output voltage settings if an output voltage other than those in table 6 is desired, the resistor setting method can be used. using this method, resistors r0 an d r1 are selected to pro- duce a specific voltage between 0.6v and 5.0v in 10 mv steps. resistor r1 pr ovides a coarse setting and r0 a fine adjustment, thus eliminating the additional errors associated with using two 1% resistors in a stan- dard analog implementation (this typically adds 1.4% error using two 1% resistors). to set v out using resistors, fo llow the steps below to calculate an index value and then use table 7 to select the resistor that corresponds to the calculated index value as follows: v0 low open high v1 low 0.6v 0.8v 1.0v open 1.2v 1.5v 1.8v high 2.5v 3.3v 5.0v zl2005p
15 fn6849.0 february 18, 2009 1. calculate index1: index1 = 4 x v out 2. round the result down to the nearest whole num- ber. 3. select the value for r1 from table 7 using the index1 rounded value from step 2. 4. calculate index0 using equation index0 = 100 x v out - 25 x index1 ... 5. select the value for r0 from table 7 using index0 from step 4. example: for v out = 1.33v: index1 = 4 x 1.33v = 5.32 (5); from table 7, using index = 5 r1 = 16.2 k index0 = (100 x 1.33v) - (25 x 5) = 8; from table 7; r0 = 21.5 k figure 10. output voltage resistor setting the output voltage may also be set to any value between 0.6v and 5.0v using the i 2 c/smbus inter- face. the maximum voltage that can be set is limited to 110% of the pin-strap value. see application note an13 for details. pola/dosa trim method the output voltage can also be set using the vadj pin to map the standard analog resistor method. this mode is activated by setting th e pmbus private command pola_vadj_config to 1. the pola/dosa mode can also be set up by pinstrap using a resistor on v0. a 110 k resistor on v0 will set to pola mode 1. a 120 k resistor on v0 will set to pola mode 2. in pola mode 1 and 2, v0 and v1 pins are inactive, and the zl2005p uses the following table to set the output voltage. table 7. resistors for setting output voltage index r0 or r1 index r0 or r1 010 k 13 34.8 k 111 k 14 38.3 k 212.1 k 15 42.2 k 313.3 k 16 46.4 k 414.7 k 17 51.1 k 516.2 k 18 56.2 k 617.8 k 19 61.9 k 719.6 k 20 68.1 k 821.5 k 21 75 k 923.7 k 22 82.5 k 10 26.1 k 23 90.9 k 11 28.7 k 24 100 k 12 31.6 k zl2005p
16 fn6849.0 february 18, 2009 the standard method for ad justing output voltage used in pola, is defined by the following equation: r set = 10k x 0.69v/(v out ? 0.69v) ? 1.43k rset is an external resistor. figure 11. output voltage resistor setting pola - zl2005p to stay compatible with ex isting methods for adjusting output voltage and to keep the same external rset resistor, the module manufacturer can add a 10 k resistor on the module. r vadj = r set +10 k by adding this additional resistor, now the same resis- tor used to set an output vol tage with the analog pola method will provide the same output voltage with the zl2005p. dosa voltage trim method for dosa output voltage selection, a 8.66 k resistor needs to be used in place of the 10 k resistor. this will allow setting the outp ut voltage according to dosa equation: r set = 6900/(v out ? 0.69v). uvlo (pola mode) in pola mode 1 and 2, undervoltage threshold (uvlo) is set following pola standard methodol- ogy. in the pola standard, a resistor on the uvlo pin sets the corresponding voltage value. for a module supplier, a 1.5 k 1% pull-up resistor from en to uvlo is required to be compatible with the pola inhibit/uvlo features (figure 12). en must be driven by an open collector/drain driver, and will default to enabled unless pulled low. the driver must remain open after a transition for a minimum of 1 ms to allow the measuremen t of the resistor on the uvlo pin. by default uvlo is set to 4.5v. table 8. resistors for setting pola output voltage with vadj v out r set in series with 10k resistor v out r set in series with 10k resistor 0.7v 162 k 0.991v 21.5 k 0.752v 110 k 1.00v 19.6 k 0.758v 100 k 1.10v 16.2 k 0.765v 90.9 k 1.158v 13.3 k 0.772v 82.5 k 1.200v 12.1 k 0.79v 75.0 k 1.25v 9.09 k 0.80v 56.2 k 1.50v 7.50 k 0.821v 51.1 k 1.669v 5.62 k 0.834v 46.4 k 1.80v 4.64 k 0.848v 42.2 k 2.295v 2.87 k 0.880v 34.8 k 2.506v 2.37 k 0.899v 31.6 k 3.30v 1.21 k 0.919v 28.7 k 5.00v 0.162 k 0.965v 23.7 k vadj zl2005p 10 kohm module r set - + 1.43 kohm r set 0.69v 10 kohm v out pola module table 9. resistors for setting dosa output voltage with vadj v out rset in series with 8.66k resistor v out rset in series with 8.66k resistor 0.7v 162 k 0.991v 22.6 k 0.752v 113 k 1.00v 21.0 k 0.758v 100 k 1.10v 17.8 k 0.765v 90.9 k 1.158v 14.7k 0.772v 82.5 k 1.200v 13.3 k 0.79v 75.0 k 1.25v 10.5 k 0.80v 57.6k 1.50v 8.87 k 0.821v 52.3 k 1.669v 6.98 k 0.834v 47.5 k 1.80v 6.04 k 0.848v 43.2 k 2.295v 4.32 k 0.880v 36.5 k 2.506v 3.74 k 0.899v 33.2 k 3.30v 2.61 k 0.919v 30.1 k 5.00v 1.50 k 0.965v 25.5 k zl2005p
17 fn6849.0 february 18, 2009 figure 12. uvlo circuit figure 12 shows how to select uvlo based on an external resistor r set . r uvlo maps the pola equation to set the uvlo threshold: r uvlo = (9690 - (137*v in ))/(137*v in -585) in k table 10 shows a chart of standard resistor values for r uvlo : for a pola module, the i nhibit feature is combined with uvlo. figure 13. inhibit circuit figure 13 shows the typical application of the inhibit function. the inhibit input ha s its own internal pull-up. an open-drain transistor is recommended for control. flexible pin when pola_vadj_config is set to mode 2, the zl2005p uses the vadj pin for output voltage setting and it also disables the sync pin. in this mode, the zl2005p is not checking the sync pin for synchroni- zation to an external signal. otherwise the resistor measurement may not be accu rate. this configuration allows a module supplier to connect both vadj and sync pin to a common pin on the module (flex pin). a single module pin can then be used for one or the other function. in this mode uvlo wi ll also follow the pola method. figure 14. output voltage resistor setting example table 10. resistors for setting uvlo with r uvlo uvlo r uvlo in series with 1.5 k resistor uvlo r uvlo in series with 1.5 k resistor 4.3v 162 k 6.20v 38.3 k 4.5v 121 k 6.60v 28.7 k 4.87v 110 k 6.96v 23.7 k 4.93v 100 k 7.22v 21.5 k 4.99v 90.9 k 7.50v 19.6 k 5.07v 82.5 k 7.81v 17.8 k 5.15v 75.0 k 8.13v 16.2 k 5.23v 68.1 k 8.50v 14.7 k 5.33v 61.9 k 8.92v 13.3 k 5.43v 56.2 k 9.34v 12.1 k 5.55v 51.1 k 9.81v 11.0 k 5.67v 46.4 k 10.86v 9.09 k 5.81v 42.2 k 11.46v 8.25 k uvlo zl2005p 1.5 kohm module ruvlo inhibit/ uvlo en uvlo zl2005p 1.5 kohm module ruvlo inhibit/ uvlo en 1 = inhibit q1 sync vadj zl2005p 10ko module flex pin zl2005p
18 fn6849.0 february 18, 2009 5.4 start-up procedure the zl2005p follows a specif ic internal start-up pro- cedure after power is applied to the vdd pin. table 11 describes the start-up sequence. if the device is to be synchr onized to an external clock source, the clock must be stable prior to asserting the en pin. the device requires approximately 10-20 ms to check for specific values stored in its internal mem- ory. if the user has stored values in memory, those values will be loaded. the device will then check the status of all multi-mode pins and lo ad the values associated with the pin settings. once this process is completed, the device is ready to accept commands via the i 2 c/smbus interface and the device is ready to be enabled. once enabled, the device requires approximately 6 ms before its output voltage may be allowed to st art its ramp-up process. if a soft start delay period less than 6 ms has been con- figured (using the dly (0,1) pins), the device will default to a 6 ms delay pe riod. if a delay period of 6 ms or higher is configured, the device will wait for the configured delay period befo re starting to ramp its out- put. after the delay period has expired, the output will begin to ramp towards its target voltage according to the pre-configured so ft-start ramp time. table 11. zl2005p start-up sequence step # step name description time duration 1 power applied input voltage is applied to the zl2005p?s vdd pin depends on input supply ramp time 2 internal memory check the device will check for values stored in its internal memory. this step is also performed after a restore command. approx 10-20 ms (device will ignore an enable signal or pmbus traffic during this period) 3 multi-mode pin check the device loads values co nfigured by multi-mode pins. 4 device ready the device is ready to accept an enable signal. ? 5 pre-ramp delay the device requires approximately 6 ms following an enable signal and prior to ramping its output. additional pre-ramp delay may be configured using the delay pins. approx. 6 ms zl2005p
19 fn6849.0 february 18, 2009 5.5 soft start delay and ramp times in some system applications , it may be necessary to set a delay from when an enable signal is received until the output voltage starts to ramp to its nominal value. in addition, the designer ma y wish to precisely set the time required for v out to ramp to its nominal value after the delay period has expired. the zl2005p gives the system designer several options for precisely and independently controlling both the delay and ramp time periods for v out . these features may be used as part of an overall in-rush current management strategy or to precisely control how f ast a load ic is turned on. the soft start delay period begins when the enable pin is asserted and ends when the delay time expires. the soft-start delay period is set via the i 2 c/smbus inter- face . the soft start ramp enables a controlled ramp to the nominal v out value that begins once the delay period has timed out. th e ramp-up is guaranteed monotonic and its slope may be precisely set by set- ting the soft-start ramp tim e using the ss (0,1) pins. the soft start delay and ramp times can be set to stan- dard values according to table 12 and table 13 respectively. if the desired soft start delay and ramp times are not one of the values listed in table 11 and table 12, the times can be set to a cust om value by connecting a resistor from the dly0 or ss0 pin to sgnd using the appropriate resistor value from table 14. the value of this resistor is measured upon start-up or restore and will not change if this resistor is varied after power has been applied to the zl2005. see figure 15 for typical connections using resistors. note: do not connect a resistor to the dly1 or ss1 pin. these pins are not utilized for setting soft-start delay and ramp times. conn ecting an external resistor to these pins may cause conflicts with other device set- tings. figure 15. dly and ss pin resistor connections table 12. soft start delay settings dly0 low open high dly1 low 0 ms 1 reserved open 5 ms 1 10 ms 20 ms high 50 ms 100 ms 200 ms note: 1. when the device is set to 0 ms or 5 ms delay, it will begin its ramp up after the internal circuitry has initialized (approx. 6 ms). table 13. soft start ramp settings ss0 low open high ss1 low 0 ms 1 1 ms 2 ms open 5 ms 10 ms 20 ms high 50 ms 100 ms 200 ms note: 1. when the soft start ramp is se t to zero, the device will ramp up as quickly as the internal circuitr y and output load capacitance will allow. zl2005p ss1 ss0 r ss n/c dly0 dly1 r dly n/c zl2005p
20 fn6849.0 february 18, 2009 the soft start delay and ramp period can be set to cus- tom values via the i 2 c/smbus interface. when the soft start delay is set to 0 ms, the device will begin its ramp up after the internal circuitry has initialized (approx. 6ms). 5.6 power good the zl2005p provides a power good (pg) signal that indicates the output voltage is within a specified toler- ance of its target level and no fault condition exists. by default, the pg pin will assert if the output is within - 10% to +15% of the target voltage these limits may be changed via the i 2 c/smbus interface. see applica- tion note an13 for details. a pg delay period is define d as the time from when all conditions within the zl200 5p for asserting pg are met to when the pg pin is actually asserted. this fea- ture is commonly used in stead of using an external reset controller to control external digital logic. by default, the zl2005p pg dela y is set equal to the soft- start ramp time setting. therefore, if the soft-start ramp time is set to 10 ms, the pg delay will be set to 10 ms. the pg delay may be set independently of the soft-start ramp using the i 2 c/smbus as described in application note an13. 5.7 switching frequency and pll the zl2005p incorporates an internal phase locked loop (pll) to clock the internal circuitry. the pll can be driven by an internal oscillator or driven from an external clock source connected to the sync pin. when using the internal os cillator, the sync pin can be configured as a clock output for use by other devices. the sync pin is a unique pin that can per- form multiple functions depe nding on how it is config- ured. the cfg pin is used to select the operating mode of the sync pin as shown in table 15. figure 16 illustrates the typical conn ections for each mode. table 14. dly and ss resistor values dly or ss r dly or r ss dly or ss r dly or r ss 0 ms 10 k 110 ms 28.7 k 10 ms 11 k 120 ms 31.6 k 20 ms 1 2.1 k 130 ms 34.8 k 30 ms 13.3 k 140 ms 38.3 k 40 ms 14.7 k 150 ms 42.2 k 50 ms 16.2 k 160 ms 46.4 k 60 ms 17.8 k 170 ms 51.1 k 70 ms 19.6 k 180 ms 56.2 k 80 ms 21.5 k 190 ms 61.9 k 90 ms 23.7 k 200 ms 68.1 k 100 ms 26.1 k table 15. sync pin function selection cfg pin sync pin function low sync is configured as an input open auto detect mode high sync is configured as an output f sw = 400 khz (default) zl2005p
21 fn6849.0 february 18, 2009 figure 16. sync pin configurations configuration a: sync output when the sync pin is configured as an output (cfg pin is tied high), the device will operate from its internal oscillator and w ill drive the resulting internal oscillator signal (preset to 400 khz) onto the sync pin so other devices can be synchronized to it. the sync pin will not be checked for an incoming clock signal while in this configuration. configuration b: sync input when the sync pin is configured as an input (cfg pin is tied low), the device will automatically check for a clock signal on the sync pin each time en is asserted. the zl2005p?s osc illator will then synchro- nize with the rising edge of external clock. the incoming clock signal must be in the range of 200 khz to 1.4 mhz and must be stable when the enable pin is asserted. the clock signal must also exhibit the necessary performance requirements (see table 3). in the event of a loss of the ex ternal clock signal, the out- put voltage may show tr ansient over/undershoot. if this happens, the zl2005p will turn off the power fets (qh and ql in figure 4) typically within 10 s. users are discouraged from removing an external sync clock while the zl2 005p is operating with enable asserted. configuration c: sync auto detect when the sync pin is config ured in auto detect mode (cfg pin is left open), the device will automatically check for a clock signal on the sync pin after enable is asserted. if a clock signal is present, the zl2005p?s oscillator will then synchronize the ri sing edge of the external clock. refer to sync input description. if no incoming clock signal is present, the zl2005p will configure the switching frequency according to the state of the sync pin as listed in table 16. in this mode, the zl2005p will only read the sync pin con- nection during the start-up sequence. changes to sync pin connections will not affect f sw until the power (vdd) is cycled off and on. table 16. switching frequency selection if the user wishes to run the zl2005p at a frequency other than those listed in table 16, the switching fre- quency can be set using an external resistor, r sync , connected between sync and sgnd using table 17. zl logic high cfg sync 200 khz ? 1.4 mhz zl cfg sync 200 khz ? 1.4 mhz zl n/c cfg sync 200 khz ? 1.4 mhz a) sync = output b) sync = input zl n/c cfg sync zl r sync n/c cfg sync logic high logic low open c) sync = auto detect or or sync pin setting frequency low 200 khz open 400 khz high 1 mhz resistor see table 17 zl2005p
22 fn6849.0 february 18, 2009 the switching frequency can also be set to any value between 200 khz and 1.4 mhz using the i 2 c/smbus interface. the available frequencies are bounded by the relation f sw = 8 mhz/n, (with 6<= n <= 40). see application note an13 for de tails on configuring the switching frequency using the i 2 c/smbus interface. if multiple zl2005ps are us ed together, connecting the sync pins together will force all devices to syn- chronize to one another. the cfg pin of one device must have its sync pin set as an output and the remaining devices must have their sync pins set as an input or all devices mu st be driven by the same external clock source. note: the switching frequency read back using the appropriate pmbus command will differ slightly from the selected value in table 17. the difference is due to hardware quantization. 5.8 selecting power train components the zl2005p is a synchronous buck controller that uses external mosfets, inductor and capacitors to perform the power conversion process. the proper selection of the external components is critical for optimized performance. zilker labs offers an online circuit design and simulation tool, powerpilot, to assist designers in this task. please visit http://www.zilkerlabs.com to access pow- erpilot. for more detaile d guidelines regarding com- ponent selection, please refer to application note an11. to select the appropriate power stage components for a set of desired performance goals, the power supply requirements listed in table 18 must be known. design trade-offs the design of a switching regulator power stage requires the user to consider trade-offs between cost, size and performance. for example, size can be opti- mized at the expense of efficiency. additionally, cost can be optimized at the expense of size. for a detailed description of circuit trade-offs, refer to application note an11. to start a design, select a switching frequency (f sw ) based on table 19. this fre quency is a starting point and may be adjusted as the design progresses. inductor selection the output inductor selec tion process will include sev- eral trade-offs. a high inductance value will result in a low ripple current (i opp ), which will reduce the output capacitance requirement and produce a low output rip- ple voltage, but may also compromise output transient load performance. therefore, a balance must be table 17. r sync resistor values f sw r sync f sw r sync 200 khz 10 k 533 khz 26.1 k 222 khz 11 k 571 khz 28.7 k 242 khz 12.1 k 615 khz 31.6 k 267 khz 13.3 k 667 khz 34.8 k 296 khz 14.7 k 727 khz 38.3 k 320 khz 16.2 k 889 khz 46.4 k 364 khz 17.8 k 1000 khz 51.1 k 400 khz 19.6 k 1143 khz 56.2 k 421 khz 21.5 k 1333 khz 68.1 k 471 khz 23.7 k table 18. power supply requirements example parameter range example value input voltage (v in ) 3.0 ? 14.0 v 12 v output voltage (v out ) 0.6 ? 5.0 v 1.2 v output current (i out ) 0 to ~25 a 20 a output voltage ripple (v orip ) < 3% of v out 1% of v out output load step (i ostep )< io50% of i o output load step rate ? 10 a/s allowable output deviation due to load step ? 50 mv maximum pcb temp. 120c 85c desired efficiency ? 85% other considerations various optimize for small size table 19. circuit design considerations frequency range efficiency circuit size 200 ? 400 khz highest larger 400 ? 800 khz moderate smaller 800 ? 1400 khz lower smallest zl2005p
23 fn6849.0 february 18, 2009 struck between output ripp le and optimal load tran- sient performance. a good st arting point is to select the output inductor ripple current (i opp ) equal to the expected load transi ent step magnitude (i ostep ): now the output inductance ca n be calculated using the following equation: where v inm is the maximum input voltage. the average inductor current is equal to the maximum output current. the peak inductor current (il pk ) is cal- culated using the following equation where i out is the maximum output current: select an inductor rated for the average dc current with a peak current rating above the peak current com- puted above. in over-current or short-ci rcuit conditions, the inductor may have currents greater than 2x the normal maxi- mum rated output current. it is desirable to use an inductor that is not saturate d at these conditions to pro- tect the load and the po wer supply mosfets from damaging currents. once an inductor is select ed, the dcr and core losses in the inductor are calculated. use the dcr specified in the inductor manufacturer?s datasheet. i lrms is given by: where i out is the maximum output current. next, cal- culate the core loss of the selected inductor. since this calculation is specific to each inductor and manufac- turer, refer to the chosen in ductor?s datasheet. add the core loss and the dcr loss and compare the total loss to the maximum power di ssipation recommendation in the inductor datasheet. output capacitor selection several trade-offs also must be considered when selecting an output capacitor. low esr values are needed to have a small output deviation during tran- sient load steps (v osag ) and low output voltage ripple (v orip ). however, capacitors with low esr, such as semi-stable (x5r and x7r) dielectric ceramic capaci- tors, also have relativel y low capacitance values. many designs can use a combination of high capaci- tance devices and low esr devices in parallel. for high ripple currents, a low capacitance value can cause a significant amount of output voltage ripple. likewise, in high transient load steps, a relatively large amount of capacitance is needed to minimize the output voltage deviation while the inductor current ramps up to the new steady state output current value. as a starting point, allocate one-half of the output volt- age ripple to the capacitor esr and the other half to its capacitance, as shown in the following equations: use these values to make an initial capacitor selection, using a single capacitor or several capacitors in paral- lel. after a capacitor has been selected, the resulting out- put voltage ripple can be calculated using the follow- ing equation: because each part of this equation was made to be less than or equal to half of th e allowed output ripple volt- age, the v orip should be less than the desired maximum output ripple. for more information on th e performance of the power supply in response to a tran sient load, refer to applica- tion note an11. (3) ostep opp i i = (4) ( ) opp sw v v out out i f v l inm out ? = 1 (5) 2 opp i out pk i il + = 2 lrms ldcr i dcr p = (6) (7) 12 2 2 opp i out lrms i i + = 2 8 orip v sw opp out f i c = (8) (9) opp orip i v esr = 2 (10) out sw opp opp orip c f i esr i v + = 8 zl2005p
24 fn6849.0 february 18, 2009 input capacitor it is highly recommende d that dedicated input capacitors be used in any point-of-load design, even when the supply is powered from a heavily filtered 5 or 12 v ?bulk? supply. this is because of the high rms ripple current that is drawn by the buck converter topology. this input ripple (i cinrms ) can be determined from the following equation: please refer to applicatio n note an11 for detailed derivation including efficiency and ripple current. without capacitive filtering near the power supply input circuit, this current would flow through the sup- ply bus and return planes, coupling noise into other system circuitry. the input capacitors should be rated at 1.2x the ripple current calculated above to avoid overheating of the capacito rs due to the high ripple current, which can cause premature failure. ceramic capacitors with x7r or x5r dielectric with low esr and 1.1x the maximum expect ed input voltage are rec- ommended. bootstrap circuit component selection the high-side driver boost circuit utilizes an external schottky diode (db) and an external bootstrap capaci- tor (cb) to supply sufficie nt gate drive for the high- side mosfet driver. db should be a 20 ma, 30 v schottky diode or equivalent device and cb should be a 1 f ceramic type rated for at least 6.3v. ql selection the bottom mosfet should be selected primarily based on the device?s r ds(on) and secondarily based on its gate charge. to ch oose ql, use the following equation and allow 2?5% of the output power to be dissipated in the r ds(on) of ql (lower output voltages and higher step-down ratios will be closer to 5%): calculate the rms current in ql as follows: calculate the desired maximum r ds(on) as follows: note that the r ds(on) given in the manufacturer?s datasheet is measured at 25c. the actual r ds(on) in the end-use application will be much higher. for example, a vishay si7114 mosfet with a junction temperature of 125c has an r ds(on) 1.4 times higher than the value at 25c. select a candidate mosfet, and calculate the required gate drive current as follows: (15) keep in mind that the tota l allowed gate drive current for both qh and ql is 80 ma. mosfets with lower r ds(on) tend to have higher gate charge requirements, which increases the current and resulting power required to turn them on and off. since the mosfet gate drive circuits are integrated in the zl2005p, this power is dissipated in the zl2005p according to the following equation: qh selection in addition to the r ds(on) loss and gate charge loss, qh also has switching loss. the procedure to select qh is similar to the procedure for ql. first, assign 2? 5% of the output power to be dissipated in the r ds(on) of qh using the equation for ql above. as was done with ql, calculate the rms current as follows: calculate a starting r ds(on) as follows, in this exam- ple using 5%: select a mosfet and calculate the resulting gate drive current. verify that th e combined gate drive cur- rent from ql and qh does not exceed 80 ma. (11) () d d i i out cinrms ? = 1 out out ql i v p = 05 . 0 (12) (13) d i i lrms botrms ? = 1 (14) r ds(on) = p ql /i botrms 2 g sw g q f i = (16) inm g sw ql v q f p = (17) d i i lrms toprms = (18) out out qh i v p = 05 . 0 (19) r ds(on) = p qh / i toprms 2 zl2005p
25 fn6849.0 february 18, 2009 next, calculate the switching time using where q g is the gate charge of the selected qh and i gdr is the peak gate drive current available from the zl2005p. although the zl2005p has a typical gate drive current of 3 a, use the minimum guaranteed current of 2 a for a conservative design. usin g the calculated switching time, calculate the switching power loss in qh using the total power dissipated by qh is given by the fol- lowing equation: (22) mosfet thermal check once the power dissipations for qh and ql have been calculated, the mosfet?s junction temperature can be estimated. using the junction-to-case thermal resis- tance (r th ) given in the mosfet manufacturer?s datasheet and the expected maximum printed circuit board temperature, calculate the junction temperature as follows: current sensing components once the current sense me thod has been selected (refer to section 5.9, ?current limit threshold selec- tion,? ), the procedure to select the component is the following: when using the inductor dcr sensing method, the user must also select an r/c network comprised of r1 and cl (see figure 17). figure 17. dcr current sensing these components should be selected according to the following equation: rc = l / dcr -------------------------- (24) r1 should be in the range of 500 to 5 k in order to minimize the power dissip ation through it. the user should make sure the resistor package size is appropri- ate for the power dissipated. once r1 has been calcu- lated, the value of r2 should be selected based on the following equation: r2 = 5 x r1 ----------------------------- (25) if r ds(on) is being used the external low side mos- fet will act as the sensing element as indicated in figure 18. 5.9 current limit threshold selection it is recommended that the user include a current limit- ing mechanism in their desi gn to protect the power supply from damage and prevent excessive current from being drawn from the input supply in the event that the output is shorted to ground or an overload con- dition is imposed on the output. current limiting is accomplished by sensing the current flowing through the circuit during a portion of the duty cycle. output current sensing can be accomplished by mea- suring the voltage across a series resistive sensing ele- ment according to equation 26. v lim = i lim x r sense ---------- ------- (26) where: i lim is the desired maximum current that should flow in the circuit r sense is the resistance of the sensing element v lim is the voltage across the sensing element at the point the circuit shou ld start limiting the out- put current. gdr g sw i q t = (20) (21) sw out sw inm swtop f i t v p = swtop qh qhtot p p p + = (23) th q pcb j r p t t + = max gh gl isena zl isenb sw v in cl v out r1 r2 zl2005p
26 fn6849.0 february 18, 2009 the zl2005p supports ?lossless? current sensing, by measuring the voltage across a resistive element that is already present in the circuit. this eliminates addi- tional efficiency losses incurred by devices that must use an additional series resistance in the circuit. to set the current limit thresh old, the user must first select a current sensing method. the zl2005p incor- porates two methods for current sensing, synchronous mosfet r ds(on) sensing and inductor dc resistance (dcr) sensing; figure 18 shows a simplified sche- matic for each method. figure 18. current sensing methods the current sensing method can be selected using the ilim1 pin using table 20. the ilim0 pin must have a finite resistor connected to ground in order for table 20 to be valid. if no resistor is connected between ilim0 and ground, the default method is mosfet r ds(on) sensing. the current sensing method can be modified via the i 2 c/smbus interface. please refer to application note an13 for details . in addition to sele cting the current sensing method, the zl2005p gives the power supply designer several choices for the fault response during over or under current condition. the user can select the number of violations allowed before declaring fault, a blanking time and the action taken when a fault is detected. the blanking time represents the time when no current measurement is taken. this is to avoid taking a reading just after a current load step (less accurate due to potential ringing). it is a configurable parameter. table 20 includes default parameters for the number of violations and the blanking time using pin-strap. v in v out gh gl isena zl isenb sw inductor dcr sensing v in v out gh gl isena zl isenb sw mosfet r ds,on sensing table 20. current sensing method selection ilim0 pin 1 ilim1 pin current limiting configuration number of violations allowed 2 comments r ilim0 low ground-referenced (r ds,on ) sensing blanking time: 672 ns 4 best for low duty cycle and low f sw r ilim0 open output-referenced, down-slope sensing (inductor dcr sensing) blanking time: 352 ns 4 best for low duty cycle and high f sw r ilim0 high output-referenced, up-slope sensing (inductor dcr sensing) blanking time: 352 ns 4 best for high duty cycle resistor depends on resistor value used; see table 21 notes: 1. 10 k < r ilim0 < 100 k 2. the number of violations allowe d prior to issuing a fault response. zl2005p
27 fn6849.0 february 18, 2009 once the sensing method h as been selected, the user must select the voltage threshold (v lim ) based on equation 26, the desired cu rrent limit threshold, and the resistance of the sensing element. the current limit threshold can be selected by simply connecting the ilim0 and ilim1 pins as shown in table 22. the ground-referenced sensing method is being used in this mode. the threshold voltage can also be selected in 5 mv increments by connecting a resistor, r lim0 , between the ilim0 pin and ground acco rding to table 23. this method is preferred if the user does not desire to use or does not have access to the i 2 c/smbus interface and the desired threshold value is contained in table 23. table 21. resistor configured current sensing method selection r ilim1 current sensing method number of violations allowed 1 10 k ground-referenced (r ds,on ) sensing best for low duty cycle and low f sw blanking time: 672 ns 1 11 k 3 12.1 k 5 13.3 k 7 14.7 k 9 16.2 k 11 17.8 k 13 19.6 k 15 21.5 k output-referenced, down-slope sensing (inductor dcr sensing) best for low duty cycle and high f sw blanking time: 352 ns 1 23.7 k 3 26.1 k 5 28.7 k 7 31.6 k 9 34.8 k 11 38.3 k 13 42.2 k 15 46.4 k output-referenced, up-slope se nsing (inductor dcr sensing) best for high duty cycle blanking time: 352 ns 1 51.1 k 3 56.2 k 5 61.9 k 7 68.1 k 9 75 k 11 82.5 k 13 90.9 k 15 notes: 1. the number of violations allowed prior to issuing a fault response. table 22. current limit threshold voltage settings ilim0 low open high ilim1 low 20 mv 30 mv 40 mv open 50 mv 60 mv 70 mv high 80 mv 90 mv 100 mv table 23. current limit threshold voltage settings v lim r lim0 v lim r lim0 0 mv 10 k 55 mv 28.7 k 5 mv 11 k 60 mv 31.6 k 10 mv 12.1 k 65 mv 34.8 k 15 mv 13.3 k 70 mv 38.3 k 20 mv 14.7 k 75 mv 42.2 k 25 mv 16.2 k 80 mv 46.4 k zl2005p
28 fn6849.0 february 18, 2009 the current limit threshold can be set via the i 2 c/ smbus interface. please refer to application note an13 for further details on setting current limit parameters. 5.10 loop compensation the zl2005p operates as a voltage-mode synchro- nous buck controller with a fixed frequency pwm scheme. although the zl2005p uses a digital control loop, it operates much like a traditional analog pwm controller. see figure 19 for a simplified block dia- gram of the zl2005p control loop, which differs from an analog control loop by the constants in the pwm and compensation blocks. as in the analog controller case, the compensation bl ock compares the output voltage to the desired voltage reference and compen- sation zeros are added to keep the loop stable. the resulting integrated error signal is used to drive the pwm logic, converting the error signal into a duty cycle value to drive the external mosfets. figure 19. control loop block diagram in the zl2005p, the compensation zeros are set by configuring the fc0 pin or via the i 2 c/smbus inter- face once the user has calc ulated the required settings. most applications can be served by using the pin-strap compensation settings listed in table 24. these set- tings will yield a conservative crossover frequency. the parameters of the feedback compensation can also be set using the i 2 c/smbus interface. a sofware (compzl tm) is also available from zilker labs to cal- culate automatically the compensation parameters. fc1 pin is not used in the zl2005p. table 24. pin-strap setting for loop compensation 30 mv 17.8 k 85 mv 51.1 k 35 mv 19.6 k 90 mv 56.2 k 40 mv 21.5 k 95 mv 61.9 k 45 mv 23.7 k 100 mv 68.1 k 50 mv 26.1 k table 23. current limit threshold voltage settings fc0 pin description high high q, low bandwidth open real zeros, high bandwidth low low q, low bandwidth d 1-d v in v out l c dpwm r c compensation r o zl2005p
29 fn6849.0 february 18, 2009 5.11 non-linear response settings the zl2005p incorporates a non-linear response (nlr) loop that decreases the response time and the output voltage deviation in the event of a sudden out- put load current step. th e nlr loop incorporates a secondary error signal pro cessing path that bypasses the primary error loop when the output begins to tran- sition outside of the standard regulation limits. this scheme results in a higher equivalent loop bandwidth than is possible using a traditional linear loop. when a load current step function imposed on the out- put causes the output voltage to drop below the lower regulation limit, the nlr circuitry will force a positive correction signal that will turn on the upper mosfet and quickly force the output to increase. a negative load step will cause the nlr circuitry to force a nega- tive correction signal that will turn on the lower mos- fet and quickly force the output to decrease. 5.12 efficiency optimi zed driver dead- time control the zl2005p utilizes a closed loop algorithm to opti- mize the dead-time applied between the gate drive sig- nals for the top and bottom fets. in a synchronous buck converter, the mosfet drive circuitry must be designed such that the top and bottom mosfets are never in the conducting stat e at the same time. (poten- tially damaging currents flow in the circuit if both top and bottom mosfets are simultaneously on for peri- ods of time exceeding a few nanoseconds.) con- versely, long periods of time in which both mosfets are off reduce overall circuit efficiency by allowing current to flow in their parasitic body diodes. it is therefore advantageous to minimize this dead- time to provide optim um circuit efficiency. in the first order model of a buck converter, the duty cycle is determined by the equation: d=v out /v in -------------------- (29) however, non-idealities exist that cause the real duty cycle to extend beyond the ideal. deadtime is one of those non-idealities that can be manipulated to improve efficiency. the zl2005p has an internal algo- rithm that constantly adju sts deadtime non-overlap to minimize duty cycle, thus maximizing efficiency. this circuit will null out deadtim e differences due to com- ponent variation, temperature and loading effects. this algorithm is independ ent of application circuit parameters such as mosfet type, gate driver delays, rise and fall times and circuit layout. in addition, it does not require drive or mosfet voltage or current waveform measurements. zl2005p
30 fn6849.0 february 18, 2009 6 power management functional description 6.1 input undervolta ge lockout (uvlo) standard mode the input undervoltage lock out (uvlo) prevents the zl2005p from operating when the input falls below a preset threshold, indicating th e input supply is out of its specified range. the uvlo threshold (v uvlo ) can be set between 2.85 v and 16 v using the uvlo pin. the simplest implementation is to connect the uvlo pin as shown in table 25. if the uvlo pin is left uncon- nected, the uvlo threshold will default to 4.5 v. if the desired uvlo threshold is not one of the listed choices, the user can configure a threshold between 2.85 v and 16 v by connecting a resistor between the uvlo pin and gnd by selecting the appropriate resistor from table 26. v uvlo can also be set to any value between 2.85 v and 16 v via i 2 c/smbus. once an input undervoltage fault condition occurs, the device can respond in a number of ways as follows: 1. continue operating without interruption. 2. continue operating for a given delay time, fol- lowed by shutdown if the fault still persists at the end of the delay period. the device will remain in shutdown until permitted to restart. 3. initiate an immediate s hutdown until the fault has been cleared. the user can select a specific num- ber of retry attempts. the default response from a uvlo fault is an imme- diate shutdown of the devi ce. the device will continu- ously check for the presence of the fault condition. if the fault condition is no longer present, the zl2005p will be re-enabled. please refer to application note an13 for details on how to configure the uvlo threshold or to select spe- cific uvlo fault response options via the i 2 c/smbus interface. 6.2 output overvoltage protection the zl2005p offers an internal output overvoltage protection circuit that can be used to protect sensitive load circuitry from being subjected to a voltage higher than its prescribed limits. this feature is especially useful in protecting expensive processors, fpgas, and asics from excessive voltages. a hardware comparator is used to compare the actual output voltage (seen at the v sen pin) to a threshold set to 15% higher than the target output voltage by default. if the voltage at the vsen pin exceeds this upper threshold level, the pg pi n will de-assert. the device can then respond in a number of ways as follows: 1. initiate an immediate shutdown until the fault has been cleared. the user can select a specific num- ber of retry attempts. 2. turn off the high-side mosfet and turn on the low-side mosfet. the low-side mosfet remains on until the device attempts a restart. the default response from an overvoltage fault is an immediate shutdown of the device. the device will continuously check for the presence of the fault condi- tion. if the fault condition is no longer present, the zl2005p will be re-enabled. please refer to application note an13 for details on how to select specific overvoltage fault response options via the i 2 c/smbus interface. table 25. uvlo threshold settings pin setting uvlo threshold low 3 v open 4.5 v high 10.8 v table 26. uvlo resistor values uvlo r uvlo uvlo r uvlo 2.85 v 17.8 k 7.42 v 46.4 k 3.14 v 19.6 k 8.18 v 51.1 k 3.44 v 21.5 k 8.99 v 56.2 k 3.79 v 23.7 k 9.9 v 61.9 k 4.18 v 26.1 k 10.9 v 68.1 k 4.59 v 28.7 k 12 v 75 k 5.06 v 31.6 k 13.2 v 82.5 k 5.57 v 34.8 k 14.54 v 90.9 k 6.13 v 38.3 k 16 v 100 k 6.75 v 42.2 k zl2005p
31 fn6849.0 february 18, 2009 6.3 output pre-bias protection an output pre-bias condition exists when an externally applied voltage is present on a power supply?s output before the power su pply?s control ic is enabled. cer- tain applications require that the converter not be allowed to sink current during start up if a pre-bias condition exists at the output. the zl2005p provides pre-bias protection by sampling the output voltage prior to initiating an output ramp. if a pre-bias voltage lower than the target voltage exists after the pre-conf igured delay period has expired, the target voltage is set to match the existing pre-bias voltage and both dr ivers are enabled. the out- put voltage is then ramped to the final regulation value at the ramp rate set by th e ss (0,1) pins. the actual time the output will take to ramp from the pre-bias voltage to the target voltage will vary depending on the pre-bias voltage but the total time elapsed from when the delay period expires and when the output reaches its target value will match the pre-configured ramp time. see figure 20. i figure 20. output response to pre-bias voltages if the pre-bias voltage is higher than the target voltage exists after the pre-configured delay period has expired, the target voltage is set to match the existing pre-bias voltage and both drivers are enabled with a pwm duty cycle that would ideally create the pre-bias voltage. once the pre-configured soft-start ramp period has expired, the power good pin will be asserted (assuming the pre-bias voltage is not higher than the overvoltage limit). the pwm will then adjust its duty cycle to match the original target voltage and the output will ramp down to the pre-configured out- put voltage. if a pre-bias voltage higher than the overvoltage limit, the device will not initiate a turn-on sequence and will declare an overvoltage fault co ndition to exist. in this case, the device will respond based on the output over- voltage fault response method that has been selected. see section 6.2, ?output ov ervoltage protection,? for response options due to an overvoltage condition. 6.4 output overcurrent protection the zl2005p can protect the power supply from dam- age if the output is shorted to ground or if an overload condition is imposed on the output. once the current limit threshold has been selected (see section 5.9, ?current limit threshold selection,? ), the user may determine the desired course of action to be taken when an overload condition exists. the following overcurrent protection response options are available: 1. initiate a shutdown and a ttempt to restart an infi- nite number of times with a preset delay time. 2. initiate a shutdown and attempt to restart the power supply a preset number of times with a pre- set delay between attempts. 3. continue operating throughout a specific delay time, followed by shutdown. 4. continue operating th roughout the fault (this could result in permanen t damage to the power supply). 5. initiate an immediate shutdown. the default response from an overcurrent fault is an immediate shutdown of the device. the device will continuously check for the presence of the fault condi- tion. if the fault condition is no longer present, the zl2005p will be re-enabled. ss delay ss ramp target voltage pre-bias voltage v out time ss delay ss ramp target voltage pre-bias voltage v out time v prebias < v target v prebias > v target pg delay zl2005p
32 fn6849.0 february 18, 2009 please refer to applicatio n note an15 for details on how to select specific ove rcurrent fault response options via the i 2 c/smbus interface. 6.5 thermal protection the zl2005p includes an on-chip thermal sensor that continuously measures the in ternal temperature of the die and will shut down the device when the tempera- ture exceeds the preset limit. the default temperature limit is set to 125c in the factory, but the user may set the limit to a different valu e if desired. see applica- tion note an13 for details. note that setting a higher thermal limit via the i 2 c/smbus interface may result in permanent damage to th e device. once the device has been disabled due to an internal temperature fault, the user may select one of several fault response options as follows: 1. initiate a shutdown and attempt to restart an infi- nite number of times with a preset delay time. 2. initiate a shutdown and attempt to restart the power supply a preset number of times with a pre- set delay between attempts. 3. continue operating throughout a specific delay time, followed by shutdown. 4. continue operating throughout the fault (this could result in permanen t damage to the power supply). 5. initiate an immediate shutdown. if the user has configured the device to restart, the device will wait the preset delay period (if configured to do so) and will then check the temperature. if the temperature has dropped below a value that is approx- imately 15c lower than the selected temperature limit (the over-temperature warn ing threshold), the device will attempt to re-start. if the temperature is still above the over-temperature warning threshold, the device will wait the preset delay period and retry again. the default response from a temperature fault is an immediate shutdown of the device. the device will continuously check for the presence of the fault condi- tion. if the fault condition is no longer present, the zl2005p will be re-enabled. please refer to applicatio n note an13 for details on how to select specific temperature fault response options via the i 2 c/smbus interface. 6.6 voltage tracking numerous high performance systems place stringent demands on the order in wh ich the power supply volt- ages are turned on. this is particularly true when powering fpgas, asics, and other advanced proces- sor devices that require multiple supply voltages to power a single die. in most cases, the i/o operates at a higher voltage than the core and therefore the core supply voltage, must not ex ceed the i/o supply voltage by some amount (typically 300 mv). voltage tracking protects these sensitive ics by limit- ing the differential volta ge between multiple power supplies during the power-up and power down sequence. the zl2005p integrates a lossless tracking scheme that allows its output to track a voltage that is applied to the vtrk pin w ith no external components required. the vtrk pin is an analog input that, when tracking mode is enable d, configures the voltage applied to the vtrk pin to act as a reference for the device?s output regulation. the zl2005p offers two modes of tracking: 1. coincident. this mode configures the zl2005p to ramp its output voltage at the same rate as the volt- age applied to the vtrk pin. 2. ratiometric. this mode configures the zl2005p to ramp its output voltage at a rate that is a per- centage of the voltage ap plied to the vtrk pin. the default setting is 50%, but an external resistor string may be used to configure a different track- ing ratio. figure 21 illustrates the ty pical connection and the two tracking modes. the tracking feature is not supported for zl2005p devices in a current sharing group. zl2005p
33 fn6849.0 february 18, 2009 figure 21. tracking modes the master zl2005p device in a tracking group is defined as the device that has the highest target output voltage within the group. th is master device will con- trol the ramp rate of all tracking devices and is not configured for tracking mode. a delay of at least 10 ms must be configured into the master device, and the user may also configure a specific ramp rate using pmbus. any device that is configured for tracking mode will ignore its soft-start dela y and ramp time settings and its output will take on the turn-on/turn-off characteris- tics of the reference voltage present at the vtrk pin. the tracking mode for all other devices can be set by pmbus. all of the enable pi ns in the tracking group must be connected together and driven by a single logic source. please refer to applicatio n note an13 for details on how to configure tracking via the i 2 c/smbus inter- face. 6.7 voltage margining the zl2005p offers a simple means to vary its output higher or lower than its nominal voltage setting in order to determine whether th e load device is capable of operating over its speci fied supply voltage range. the mgn pin is a ttl-compa tible input that is con- tinuously monitored and can be driven directly by a processor i/o pin or other logic-level output. the zl2005p output will be forced higher than its nominal setpoint when the mgn pin is driven high, and the output will be forc ed lower than its nominal setpoint when the mgn pin is driven low. when the mgn pin is left floating (high impedance), the zl2005p output voltage will be set to its nominal volt- age setpoint determined by the v0 and v1 pins and/or the i 2 c/smbus settings that configure the nominal output voltage. default margin limits of v nom 5% are pre-loaded in the factor y, but the margin limits can be modified through the i 2 c/smbus interface to as high as v nom + 10% or as low as 0v, where v nom is the nominal output voltage setpoint determined by the v0 and v1 pins. the margin limits and the mgn command can both be set individually through the i 2 c/smbus interface. additionally, the transition rate between the nominal output voltage and either margin limit can be config- ured through the i 2 c/smbus interface. please refer to application note an13 for detailed instructions on modifying the margin ing configurations. 6.8 i 2 c/smbus communications the zl2005p provides an i 2 c/smbus digital interface that enables the user to configure all aspects of the device operation as well as monitor the input and out- put parameters. the zl2005p can be used with any standard 2-wire i 2 c host device. in addition, the device is compatible with smbus version 2.0 and includes an salrt line to help mitigate bandwidth limitations related to continuo us fault monitoring. the zl2005p accepts most standard pmbus commands. v out v out time coincident ratiometric v trk v in v out q1 q2 l1 c1 gh gl sw zl vtrk v trk v out v out time v trk zl2005p
34 fn6849.0 february 18, 2009 6.9 i 2 c/smbus device address selection when communicating with multiple zl2005ps using the i 2 c/smbus serial interface, each device must have its own unique address so the host can distinguish between the devices. the device address can be set according to the pin-strap options listed in table 27 to provide up to eight unique device addresses. address values are right-justified. if additional device addresses are required, a resistor can be connected to the sa0 pin according to table 28 to provide up to 25 unique device addresses. in this case the sa1 pin should be tied to sgnd with a zero ohm resistor. if more than 25 unique device addresses are required or if other smbus address values are desired, both the sa0 and sa1 pins can be configured with a resistor to sgnd according to the equation (30) and table 29. smbus addr = 25x(sa1 index)+(sa0 index) (30) using this method, the user can theoretica lly configure up to 625 unique smbus addresses; however, the smbus is inherently limited to 128 devices so attempting to configure an address higher than 128 will cause the device address to repeat (i.e, attempting to configure a device address of 129 would result in a device address of 1). ther efore, the user should use index values 0-4 on the sa1 pin and the full range of index values on the sa0 pi n, which will provide 125 device address combinations. 6.10 phase spreading when multiple point of load converters share a com- mon dc input supply, it is d esirable to adjust the clock phase offset of each device such that not all devices start to switch simultaneously. setting each converter to start its switching cycle at a different point in time can dramatically reduce input capacitance require- ments and efficiency losses. since the peak current drawn from the input supply is effectively spread out over a period of time, the peak current drawn at any given moment is reduced and the power losses propor- tional to the i rms 2 are reduced dramatically. in order to enable phase spr eading, all converters must be synchronized to the same switching clock. the cfg pin is used to set the configuration of the sync pin for each device as described in section 5.7, ?switching frequency and pll,? . table 27. serial bus device address selection sa1 low open high sa0 low 0x20 0x23 0x26 open 0x21 0x24 0x27 high 0x22 0x25 reserved table 28. smbus address values smbus address r sa0 smbus address r sa0 0x00 10 k 0x0d 34.8 k 0x01 11 k 0x0e 38.3k 0x02 12.1 k 0x0f 42.2 k 0x03 13.3 k 0x10 46.4 k 0x04 14.7 k 0x11 51.1 k 0x05 16.2 k 0x12 56.2 k 0x06 17.8 k 0x13 61.9 k 0x07 19.6 k 0x14 68.1 k 0x08 21.5 k 0x15 75 k 0x09 23.7 k 0x16 82.5 k 0x0a 26.1 k 0x17 90.9 k 0x0b 28.7 k 0x18 100 k 0x0c 31.6 k table 29. smbus address index values sa0 or sa1 index r sa sa0 or sa1 index r sa 010 k 13 34.8 k 111 k 14 38.3 k 2 12.1 k 15 42.2 k 3 13.3 k 16 46.4 k 4 14.7 k 17 51.1 k 5 16.2 k 18 56.2 k 6 17.8 k 19 61.9 k 7 19.6 k 20 68.1 k 8 21.5 k 21 75 k 9 23.7 k 22 82.5 k 10 26.1 k 23 90.9 k 11 28.7 k 24 100 k 12 31.6 k zl2005p
35 fn6849.0 february 18, 2009 selecting the phase offset for the device is accom- plished by selecting a device address according to the following equation: phase offset = device address x 45 for example: a device address of 0x00 or 0x20 would configure no phase offset a device address of 0x01 or 0x21 would config- ure 45 of phase offset a device address of 0x02 or 0x22 would config- ure 90 of phase offset. the phase offset of each device may also be set to any value between 0 and 337.5 in 22.5 increments via the i 2 c/smbus interface. please refer to application note an13 for details. 6.11 output sequencing a group of zl2005p devices may be configured to power up in a predetermined sequence. this feature is especially useful when powering advanced processors, fpgas, and asics that requ ire one supply to reach its operating voltage prior to another supply reaching its operating voltage. multi-device sequencing can be achieved by configuring each device through the i 2 c/ smbus interface or by using zilker labs? proprietary autonomous sequencing tm mode. autonomous sequencing mode configures sequencing using status information broadcast by zl2005p onto the i 2 c/smbus pins scl and sda. no i 2 c or smbus host device is involved in this method, but the scl and sda pins must be interconnected between all devices that the user wish es to sequence using this method. note: pull-up resistors on scl and sda are required and should be selected using the criteria in the smbus 2.0 specification. the sequence order is determined using each device?s i 2 c/smbus device address. using autonomous sequencing mode (configured using the cfg pin), the devices must exhibit sequential device addresses with no missing addresses in the ch ain. this mode will also constrain each device to have a phase offset according to its device address as described in section 6.10, ?phase spreading? on this page. the group will turn on in or der starting with the device with the lowest address an d will continue to turn on each device in the address chain until all devices con- nected have been turned on. when turning off, the device with the highest address will turn off first fol- lowed in reverse order by the other devices in the group. sequencing is configured by connecting a resistor from the cfg pin to ground as described in table 30. the cfg pin is used to se t the configuration of the sync pin as well as to determine the sequencing method and order. please re fer to switching frequency and pll for more details on the operating parameters of the sync pin. zl2005p
36 fn6849.0 february 18, 2009 . multiple device sequencing may also be achieved by issuing pmbus commands to assign the preceding device in the sequencing chain as well as the device that will follow in the sequencing chain. this method places fewer restrictions on device address (no need of sequential address) and also allows the user to assign any phase offset to any device irrespective of its device address. event-based sequencing and fault spreading are broad- cast in address groups of up to sixteen zl2005p devices. an address group consists of all devices whose addresses differ in only the four least signifi- cant bits of the address. for example, addresses 20, 25 and 2f are all within the same group. addresses 1f, 20 and 35 are all in different groups. devices in the same address group can broadcast power on and power off sequencing and fault spreading events with each other. devices in different groups cannot. the enable pins of all devices in a sequencing group must be tied together and driven high to initiate a sequenced turn-on of the group. enable must be driven low to initiate a sequenced turnoff of the group. please refer to applicatio n note an13 for details on sequencing via the i 2 c/smbus interface. 6.12 monitoring via i 2 c/smbus a system controller can mon itor a wide variety of dif- ferent zl2005p system pa rameters through the i 2 c/ smbus interface. the contro ller can monitor for fault conditions by monitoring the salrt pin, which will be asserted when any number of pre-configured fault or warning conditions occu r. the system controller can also continuously monitor for any number of power conversion parameters including but not limited to the following: 1. input voltage 2. output voltage 3. output current 4. internal junction temperature 5. temperature of an external device 6. switching frequency 7. duty cycle please refer to application note an13 for details on how to monitor specific parameters via the i 2 c/ smbus interface. when using the zl2005p with other controllers on the same bus, these controllers need to be compliant with table 30. cfg pin configurations for sequencing r cfg sync pin config sequencing configuration 10 k input sequencing is disabled 11 k auto detect 12.1 k output 13.3 k auto detect 14.7 k input the zl2005p is configured as the first device in a nested sequencing group. turn-on order is based on the device smbus address. 16.2 k auto detect 17.8 k output 19.6 k auto detect 21.5 k input the zl2005p is configured as a last device in a nested sequencing group. turn-on order is based on the device smbus address. 23.7 k auto detect 26.1 k output 28.7 k auto detect 31.6 k input the zl2005p is configured as the middle device in a nested sequencing group. turn-on order is based on the device smbus address. 34.8 k auto detect 38.3 k output 42.2 k auto detect 46.4 k input sequencing is disabled zl2005p
37 fn6849.0 february 18, 2009 multi master specifications. please refer to http:// www.i2c-bus.org/multimaster/ for more information. 6.13 temperature monitoring using the xtemp pin the zl2005p supports measurement of an external device temperature using either a thermal diode inte- grated in a processor, fpga or asic, or using a dis- crete diode-connected npn transistor such as a 2n3904 or equivalent. figure 22 illustrates the typical connections required. figure 22. external temp monitoring 6.14 non-volatile memory and device security features the zl2005p has internal non-volatile memory where user configurations are st ored. integrated security measures ensure that the us er can only restore the device to a level that has been made available to them. during the initialization pr ocess, the zl2005p checks for stored values contained in its internal memory. the zl2005p offers one internal memory storage unit (two for the zl2005) called default store. a system designer or a power supply module manu- facturer may want to protect the device by preventing the user from being able to modify certain values. in this case, he would use the default store and would allow the user to restore the device to its default set- ting but would restrict the user from restoring the device to the factory setting. please refer to applica- tion note an13 for details on how to set specific secu- rity measures via the i 2 c/smbus interface. zl2005p sgnd xtemp discrete npn 2n3904 zl2005p sgnd xtemp embedded thermal diode p fpga dsp asic 100pf 100pf zl2005p
38 fn6849.0 february 18, 2009 7 package dimensions 1. dimensioning and tolerancing conform to asme y14.5m. ? 1994. 2. all dimensions are in millimeters (mm), o is in degrees. 3. n is the total number of terminals. 4. dimension b applies to metallized terminal and is measured between 0.15 and 0.30 mm from terminal tip. if the terminal has the optional radius on the other end of the terminal, the dimension b should not be measured in that radius area. 5. nd and ne refer to the number of terminals on each d and e side, respectively. 6. maximum package warpage is 0.05 mm. 7. maximum allowable burrs is 0.076 mm in all directions. 8. pin #1 id on top will be laser marked. 9. bilateral coplanarity zone applies to the exposed heat sink slug as well as the terminals. 10. this drawing conforms to jedec registered outline mo-220. notes: zl2005p
39 fn6849.0 february 18, 2009 8 ordering information related documentation the following application support documents and to ols are available to help simplify your design. revision history item description zl2005evk1 evaluation kit: dc-dc converter with power management an10 application note: zl2 005 and zl2105 thermal and layout guidelines an11 application note: zl2005 component selection guide an13 application note: pmbus command set an15 application note: zl2005 curre nt protection and measurement an16 application note: zl2005 dig ital control loop compensation an21 application note: protecting conf iguration during manufacturing an22 application note: autonomous sequencing technology an23 application note: voltage tracking with the zl2005 revision number description date 1.0 initial release 10/08/07 1.1 updated ordering information 8/12/08 fn6849.0 assigned file number fn6849 to datasheet as this will be the first release with an intersil file nu mber. replaced header and footer with intersil header and footer. updated disclaimer information to read "intersil and it's subsidia ries including zilker labs, inc." no changes to datasheet content. 2/18/09 fn6849.0 stamped datasheet ? not recommended for new designs recommended replacement part zl2006 ?. no file rev, no date change, no changes to datasheet content. 8/5/09 zl2005p
zilker labs, inc. 4301 westbank drive building a-100 austin, tx 78746 tel: 512-382-8300 fax: 512-382-8329 ? 2006, zilker labs, inc. all rights reserved. z ilker labs, digital-dc, au tonomous sequencing and the zilker labs logo are trademarks of zilker labs , inc. all other products or brand names mentioned herein are trademarks of their respective holders. this document contains information on a product under development. specif ications are subject to change without notice. pricing, specifications and availability are subject to change without notice. please see www.zilkerlabs.com for updated information. this product is not intended for use in con- nection with any high-risk activity, including without limitation, air tr avel, life critical medical opera- tions, nuclear facilities or equipment, or the like. the reference designs contained in this document are for reference and ex ample purposes only. the reference designs are provided "as is " and "with all faults" and intersil corporation and it's subsidiaries including zilker labs, inc. disclaims all warranties, whether express or implied. zilker labs shall not be liable for any damages, whether direct, indirect, consequential (including loss of profits), or otherwise, resulting from the reference designs or any use thereof. any use of such reference design s is at your own risk and you agree to indem- nify intersil corporation and it's subsidiaries including zilker la bs, inc. for any damages resulting from such use. 40 fn6849.0 february 18, 2009 zl2005p

▲Up To Search▲

Price & Availability of ZL2005PALPFT

	To Download ZL2005PALPFT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .